# Computer-Assisted Translation of Programs from 6502 to 6809

by Edgar Pass

The article discusses techniques of translating 6502 programs to run on a 6809-based machine. Tables, 6809 routines, and discussion of special problems are included.

# **Initial Comparison**

From a review of the Motorola 6800 and 6809, and MOS 6502, the instruction sets of the 6809 and 6502 are both seen to be derivatives of the (older) 6800 instruction set. However, the extensions and changes made in the 6809 and 6502 instruction sets have been in quite different directions. Table 1 presents the programming models for each of the processors, to indicate the flavor of some of the changes and extensions.

# Register Comparison

The similarities and differences in the register structures of the processors are apparent in table 1. Of the three processors, the 6809 has the most versatile register structure with its two 8-bit accumulators, 8-bit direct page register, two 16-bit index registers, and two 16-bit stack pointers. The 6502 has a less versatile register structure than either of the other two processors, its only highlight being a second 8-bit index register. The relative speed of the processors or relative compactness of the code are not issues here.

When matching up the register structures from the 6502 to the 6809, most registers map to the similarly named register. The exception is the 6502 A register, which corresponds more closely to the 6809 B register than the A register because of the manner in which the 6809 TFR and EXG instructions function.

The condition code registers of the three processors all differ in format and content, with the 6800 and 6809 being the most similar and the 6502 the most

Table 1: Programming Models for the 6800, 6809, and 6502

Register	Bits	Description
		6800
Α	8	Accumulator
В	8	Accumulator
CC	8	Condition Code Register (11HINZVC)
PC	16	
S	16	
X	16	Index Register
		6809
Α	8	Accumulator
В	8	Accumulator
CC	8	Condition Code Register (EFHINZVC)
D	16	A and B Registers (Concatenated)
DP	8	Direct Page Register
PC	16	Program Counter
S	16	
U	16	User Stack Pointer
X	16	Index Register
Y	16	Index Register
		6502
Α	8	Accumulator
CC	8	Condition Code Register (NV0BDIZC)
PC	16	Program Counter
S	8	Stack Pointer (First 8 bits = 01)
X	8	Index Register
Y	8	Index Register

where Condition Code Register bits are defined as follows:

В	BRK command (6502)
C	carry/borrow
D	decimal mode (6502)
E	entire state on stack (6809)
F	fast interrupt (6809)
H	half carry (6800/6809)
I	interrupt mask
N	negative
V	overflow
$\mathbf{Z}$	zero

peration	Mnemonic	Immediate	Direct	Indexed	Extended	Inherent
Logical shift Left	LSLA   LSLB   LSL	i i	ø8	68*	     78	48 58
Logical Shift	LSRA   LSRB   LSR	† 	Ø <b>4</b>	64*	74	44   54
Multiply	MUL	†				3D
Complement,2'	s   NEGA   NEGB   NEG		ØØ	     6Ø*	     70	4Ø   5Ø
No Operation	ИОР				<del> </del>	12
Inclusive OR	ORA ORB ORCC	8A     CA     1A	9A DA	AA* EA*	BA FA	
Push Reg's on Stack	PSHS**					34   36
Pull Reg's from Stack	PULS**			]		35
Rotate Left	ROLA ROLB ROL		Ø9	69*	79	49 59
Rotate Right	RORA RORB ROR		Ø6	66*	76	46 56
Subtract with Carry	SBCA   SBCB	82   C2	92 D2	A2*   E2*	B2 F2	†   
Sign Extend	SEX	 			 	1D
Store	STA STB STD STS STS STU STY		97 DD 10DF DF 9F 109F	A7* E7* ED* 1ØEF* EF* AF*	B7   F7   FD   10FF   FF   BF   10BF	
Subtract	SUBA   SUBB   SUBD	8Ø     CØ     83	9Ø DØ 93	AØ* EØ* A3*	BØ FØ B3	     
Software Interrupt	SWI   SWI2   SWI3					3F 103F 113F
Sync to Int.	SYNC	 			 	+   13

Table B1 (continued)

Operation	Mnemonic	Immediate	Direct	Indexed	Extended	Inherent
Transfer Reg'	s  TFR**	! ! !	!			1F
Test, Zero or Minus	TSTA TSTB TST		ØD	6D*	7D	4D 5D

Table B-2: Branch and Long Branch Instructions

Operation	Mnemonic	Relative	Direct	Indexed	Extended
Branch if Carry Clear	BCC	24		 	 
· <del>*</del>	LBCC	1024		1	1
Branch if Carry Set	BCS	25			1
•	LBCS	1025			l
Branch if = Zero	BEQ	27			ĺ
	LBEQ	1027			İ
Branch if >= Zero	BGE	2C			l
	LBGE	1Ø2C			l
Branch if > Zero	BGT	2E			1
i	LBGT	102E			1
Branch if Higher	BHI	22			i
ا	LBHI	1022			1
Branch if Higher/Same	BHS	24		İ	1
<u>-</u> .	LBHS	1024			
Branch if <= Zero	BLE	2F			1
	LBLE	102F			Ì
Branch if Lower	BLO	25			Ì
	LBLO	1025			ĺ
Branch if Lower/Same	BLS	23			1
	LBLS	1023			i
Branch if < Zero	BLT	2D			į.
ı	LBLT	1Ø2D			i
Branch if Minus	BMI	2B		İ	ĺ
	LBMI	1Ø2B		į	i
Branch if Not = Zero	BNE	26			i
	LBNE	1026 i	j		i
Branch if Plus	BPL	2A	j		İ
	LBPL	1Ø2A	j		j
Branch Always	BRA	20			ì
	LBRA	16	•		İ
Branch Never	BRN	21	į	ĺ	Ì
	LBRN	1021	j	İ	İ
Branch if V Clear	BVC	28	j	İ	Ì
	LBVC	1028		İ	i
Branch if V Set	BVS	29			i
	LBVS	1029 i		i	i
Branch to Subroutine	BSR	8D i			i
	LBSR	17			i
g mu T	JMP	-· i	ØE	6E*	7E
Jump to Subroutine	JSR	i	9D	AD*	BD
Return from Interrupt	RTI	3B (Tm	plied)		i
Return from Subroutine		39 (Im			i

<sup>\*</sup> Post byte required (see indexed addressing chart)

<sup>\*</sup> Post byte required (see indexed addressing chart)
\*\* Post byte specifying registers to be used is required.

Table C: 6502 Op-Codes and Mnemonics

	Mnemonic			Operation M	nemonic		
Add with	N DC	61	INDIRECT, X	Compare	CMP	Cl	INDIRECT, X
Carry	ADC ADC ADC ADC ADC	65	ZERO PAGE	Accumulator	CMP	C5	ZERO PAGE
-	ADC	69	IMMEDIATE		CMP	C9	IMMEDIATE
	ADC	6D	ABSOLUTE		CMP CMP CMP CMP	CD	ABSOLUTE
	ADC	71	INDIRECT, Y		CMP	D1	INDIRECT, Y
	ADC	75			CMP	D5	ZERO PAGE,
	ADC		ABSOLUTE, Y		CMP	D9	ABSOLUTE, Y
	ADC	7D	ABSOLUTE, X		CMP	DD	ABSOLUTE, X
And		21	TANDIDECE V				TAMEDIAME
And	AND AND	25	INDIKECT'Y	Compare v	CPX	שם	THMEDIATE
	AND	29	THREDIAGE	Compare X	CPX	E0	ADCOLUME
	AND	29 2D	TUMEDIATE	<b></b>	CPA		ABSOLUTE
			ABSOLUTE				
	AND	31	INDIRECT,Y	Compare Y	CPY	CN	IMMEDIATE
	AND	35			CPY	C4	ZERO PAGE
	AND	39	ABSOLUTE,Y		CPY	CC	ABSOLUTE
	AND		ABSOLUTE,X	Decrement			ZERO PAGE ABSOLUTE ZERO PAGE,X ABSOLUTE,X
Arithmetic				20020110110	DEC	CE	ABSOLUTE
Arithmetic Shift Left	ASI.	ØA	ACCUMULATOR		DEC	D6	ZERO PAGE X
	ASL	ØF	ABSOLUTE		DEC	DE	ABSOLUTE Y
	ASL ASL	1E	ABSOLUTE, X	Decrement-X	DEX	CA	IMPLIED
Branch	BCC	90	RELATIVE	Decrement-Y			IMPLIED
	BCS	BØ	RELATIVE				
	BEQ	FØ	RELATIVE	Exclusive	EOR	41	INDIRECT, X
	BMT	30	RELATIVE	Or	$\nabla \Delta D$	45	ZERO PAGE
	BNE BPL BVC BVS	DØ	RELATIVE		EOR	49	
	BPL	10	RELATIVE		EOR		ABSOLUTE
	BVC	50	RELATIVE		EOR	51	INDIRECT V
	BVS	70	RELATIVE		EOR	55	ZERO PAGE, X
=======			KETWIIAE		FOR	50	INDIRECT, Y ZERO PAGE, X ABSOLUTE, Y
Bit Test					EOR	5D	VPSOFFIE'I
	BIT	2C	ABSOLUTE				
				Increment	INC		
Break	BRK		IMPLIED		INC	ĒΕ	ABSOLUTE
					INC	F6	ZERO PAGE, X
Clr Carry			IMPLIED		INC	FE	ZERO PAGE,X ABSOLUTE,X
Clr Dec Mod	e CLD	D8	IMPLIED	Increment-X	INX	E8	IMPLIED
Clr Int Mas	k CLI	58	IMPLIED	Increment-Y	INY		IMPLIED
Clr Overflo	w CLV			Jump	JMP JMP		
			 +		JMP	6C	INDIRECT
Jump to SR		20	RELATIVE	Rotate Left	ROL	26	
Load Accumulator	T.D.A				ROL ROL		ACCUMULATOR
10au	LDA	N.E.	TEDO DAGE				ABSOLUTE
Accumulator	LDA	A5	ZERU PAGE		ROL	36	
	LDA	A9	IMMEDIATE				ABSOLUTE, X
	LDA	AD	ABSOLUTE				
	LDA	Вl	INDIRECT, Y	Rotate	ROR	66	ZERO PAGE
	LDA	B5	ZERO PAGE,X	Right	ROR	6A	ACCUMULATOR
	LDA	В9	ABSOLUTE, Y		ROR	6E	ZERO PAGE ACCUMULATOR ABSOLUTE ZERO PAGE,
	LDA	BD	ABSOLUTE,X		ROR	76	ZERO PAGE,
			i		ROR	7E	ABSOLUTE, X

Table C (continued)

Operation	Mnemonic	Code	Addressing	Opera	tion	Mnemonic	Code	Addressing
Load X	LDX	A2	IMMEDIATE	•				
	LDX	A6	ZERO PAGE	Ret.			4Ø	IMPLIED
	LDX	AE	ABSOLUTE					
	LDX	B6 BE	ZERO PAGE, Y ABSOLUTE, Y			RTS	6Ø	IMPLIED
			MBSOUGIE, I	Subtr		SBC	El	INDIRECT,X
Load Y	LDY	AØ	IMMEDIATE			SBC	E5	ZERO PAGE
	LDY	A4	ZERO PAGE	!	-	SBC	E9	IMMEDIATE
	LDY	AC	ABSOLUTE	1		SBC	ED	ABSOLUTE
	LDY	B4	ZERO PAGE, X	1		SBC	F1	INDIRECT, Y
	LDY	BC	ABSOLUTE, X	1		SBC	F5	ZERO PAGE, X
				I		SBC	F9	ABSOLUTE, Y
Logical	LSR	46	ZERO PAGE	i		SBC	FD	ABSOLUTE, X
Shift Right		4A	ACCUMULATOR	i				
	LSR	4E	ABSOLUTE		arry	SEC	38	IMPLIED
	LSR	56	ZERO PAGE,X					
	LSR	5E	ABSOLUTE		ecima	1 SED		
No Oper.	NOP	EA	IMPLIED	Set I	nt Ms	k SEI	78	
Inclusive	ORA	Ø1	INDIRECT,X	Store	:	STA	81	INDIRECT,X
OR	ORA	Ø5	ZERO PAGE	Accum	ulato	or STA	85	ZERO PAGE
	ORA	09	IMMEDIATE	1		STA	8D	ABSOLUTE
	ORA	ØD	ABSOLUTE	l .		STA	91	INDIRECT, Y
	ORA	11	INDIRECT, Y	i		STA	95	ZERO PAGE, X
	ORA	15	ZERO PAGE, X	1		STA	99	ABSOLUTE, Y
	ORA	19	ABSOLUTE, Y	1		STA	9D	ABSOLUTE, X
	ORA	1D	ABSOLUTE, X	ļ				
				Store	×	STX	86	ZERO PAGE
Push Data	PHA	48	IMPLIED	1		STX	8E	ABSOLUTE
	PHP	Ø8	IMPLIED	! !		STX		ZERO PAGE,Y
Pull Data	PLA	68		Store		STY		ZERO PAGE
	PLP	28	IMPLIED	1		STY	8C	ABSOLUTE
				i		STY	94	ZERO PAGE,X
Transfer	TAX	AA	IMPLIED	T 				
Registers	TAY	8A	IMPLIED	i				
wedracers	TSX	BA	IMPLIED	i				
	TXA	A3	IMPLIED	i				
	TXS	9A	IMPLIED	i				
	TYA	98	IMPLIED	i				
	110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	THEFTED	· +				

Note that, on the 6502, Absolute addresses appear in low-order-byte-first sequence.

unlike. All three condition code registers contain carry/borrow, interrupt mask, negative, overflow, and zero bits, although the interpretation and setting of bits may vary considerably among the three.

The 6502 "V" flag is modified by far fewer instructions than the "V" flags on the 6800 and 6809 processors. The 6502 "B" flag allows an interrupt processing routine to determine the difference between an external interrupt and an internal interrupt generated by a BRK command. The 6502 "D" flag determines whether the ADC and SBC commands will operate in decimal or binary mode. There are no directly corresponding flags for "B" and "D" on the 6800 or 6809 processors. The [nearly] equivalent functions are performed in quite different ways.

The addressing modes supported by each of the processors are generally similar, although there are a few significant differences. Table 2 presents the addressing modes of interest in each of the processors of interest.

One significant difference between the 6502 and the other two processors lies in the storage format of a 16-bit address. Whereas the Motorola processors store 16-bit addresses as high-order 8-bits, then low-order 8-bits in successive locations, the 6502 stores 16-bit addresses as low order 8-bits, then high-order 8-bits in successive locations. This difference appears in the format of instructions containing 16-bit addresses and offsets, return addresses in the stack, 16-bit indirect addresses, interrupt vectors, jump tables, etc.

There are several differences in the use of the S registers on the 6502, 6800, and 6809. The most obvious is that the 6800 and 6809 use a 16-bit S register, whereas the 6502 uses an 8-bit S register and prefixes these 8-bits with an 8-bit constant 01 to form a 16-bit address. Thus the 6502 stack is restricted to addresses \$0100-\$01FF. The 6800 and 6502 decrement the stack pointer after placing a new item into it, whereas the 6809 decrements it before. Thus the 6800 and 6502 stack pointers always point to one address below the current stack limit, whereas the 6809 stack pointer always points to the last item placed onto the stack (if any). The TSX and TXS instructions on the 6800 (but not on the 6502) take this into account by adding one to the X register after transferring the contents of the the S register to it and by subtracting one from the S register after transferring the X register to it.

This difference can cause a problem when you translate programs from the 6800 to the 6809. However, because of the highly restricted nature of the 6502 S register, it should cause little difficulty in translating programs from the 6502 to the 6809. The main problem stems from the 6800 trick of using the stack pointer as a second index register. However, the 6502 Y register functions as a second index register in many addressing modes, and the 6502 S register is restricted to page 01 in memory addresses, eliminating it as an effective third index register on the 6502.

Table 3 summarizes many of the differences and similarities already discussed concerning the 6502, 6800, and 6809, in terms of the 6502 instruction set. This set has 56 members, as opposed to 97 members for the 6800 and 58 members for the 6809. However, counting address mode and register variations, the 6502 can execute approximately 100 instructions, the 6800 can execute approximately 200 instructions, and the 6809 can execute approximately 750 instructions. Complete instruction sets for each of the 6502, 6800, and 6809 processors may be

# Table 2: Addressing Modes

Mode	Description
Inherent (Accumulator, Implied)	Changes registers or processor states without explicit regard for memory addressing
Direct (Zero-Page)	Prefixes 8-bit address in instruction with 8-bit 00 (DP on 6809) to provide 16-bit effective address
Extended (Absolute)	Uses 16-bit address in instruction directly as effective address
Immediate	Uses 8-bit or 16-bit value in instruction directly, and not as a memory address
Relative	Adds 8-bit offset in instruction to address of next sequential instruction to provide effective address of next instruction to be executed
Indexed (6800)	Adds 8-bit offset in instruction to value in X register to provide 16-bit effective address
Indexed (6809)	Uses one or more post-byte values in instruction to indicate an entire range of register and direct, indirect, or non-indirect addressing schemes
Zero Page Indexed (6502)	Adds 8-bit offset in instruction to value in X or Y register to compute 8-bit value; prefixed this value with 8-bit 00 to provide 16-bit effective address
Absolute Indexed (6502)	Adds 16-bit offset in instruction to value in X or Y register to provide a 16-bit effective address
Indirect [6502]	Uses the 16-bit address in instruction to provide a 16-bit effective address; uses the contents of the locations at that address and at the next address to provide a 16-bit memory address
Indexed Indirect (6502)	Adds the 8-bit offset in instruction to value in X or Y register to provide an 8-bit value, which is prefixed by an 8-bit 00 to form a 16-bit effective address; the locations at that address and at the next address to provide a 16-bit effective address
Indirect Indexed (6502)	Prefixes 8-bit address in instruction with 8-bit 00 to provide a 16-bit effective address; uses the contents of the locations at that address and at the next address to provide a 16-bit effective address

found at the end of this article. An asterisk in table 3 indicates that the instruction has the indicated address mode. An entry under Condition-Code-Reg Form indicates the conversion of the Condition-Code format. An entry under Stack indicates stack manipulation, and an entry under X/Y indicates X or Y register modification. The entries under 6809 Condition-Code-Reg indicate the results provided by the translation suggested later in this article.

# **Emulation Discussion**

The additional registers and instructions on the 6809 make possible an almost exact emulation of the 6502. The 6809 code will not generally have the same length as the 6502 code, nor will it require the same amount of time to execute. Because the translation is being done before assembler time, no run-time instruction modification is assumed

Certain features of the two processors are similar but not identical. If the incremental cost of the exact emulation of a 6502 instruction or feature exceeds its incremental utility in a specific program or subroutine, it would be highly desirable to be able to trade off the exact emulation for a speed and space reduction in the 6809 code. For instance, the format and contents of the 6502 and 6809 condition code registers are different. Assuming that the "B" and "D" flags of the 6502 are handled separately, many 6502 programs would run correctly with no or minor changes (after translation) on the 6809, even with the 6809 format of condition code register.

The following differences in the processors' instruction sets cause time and space problems in the emulation process:

- reversed order of absolute address high and low bytes
- stack restriction to \$01XX address range
- "B", "D", and "V" flag handling in many instructions
- format of condition code register
- page-zero wraparound in several addressing modes
- 8-bit X and Y register limitations

Other major tradeoffs will be discussed in relation to the individual instructions.

Table 3: Sun	nmary Tabl	е						
65Ø2 Opcode	Absolute/ Zero-Page	65Ø2	tion-Code- 68Ø9 EFHINZVC	-Reg Form	Stack	Zero Wrap	Indirect Wrap	X/Y
ADC	*	NV ZC	H.NZVC			*	*	
AND	*		NZ			*	*	
ASL BCC	*		NZ.C			*		
BCS BEQ								l
BIT BMI BNE	*	NVZ.	NZV.					
BPL BRK BVC BVS		1.1	1		-3			
CLC		ø	ø					
CLD		ø	RESET D					l
CLI			ø					ŀ
CLV CMP	*		ø.			*	*	i
CPX	*		NZ.C			•	•	
CPY	*		NZ.C					
DEC	*		NZ			*		
DEX			NZ					х
DEY		NZ.	NZ					Y
upcode	Absolute/ Zero-Page	65Ø2	cion-Code- 68Ø9 EFHINZVC	-Reg Form	STACK	Wrap	Indirect Wrap	A/I
EOR	*	NZ.	NZ			*	*	İ
INC	*	${\tt N\dots.Z}.$				*		
INX		NZ.						,X
INY	*	NZ.	NZ					Ϋ́
JMP	*				-2			
JSR LDA	*	Nz.	N7		-2	*	*	l
LDX	*	NZ.				*		х
LDY	*	Nz.				*		Y
LSR	*	$\emptyset \dots ZC$	øz.c			*		
NOP	*					*		Į.
ORA	*	Nz.	NZ		-1	*	*	
PHA PHP				TO	-1			İ
PLA		NZ.	NZ	10	+1			
PLP			EFHINZVC	FROM	+1			
ROL	*		NZVC			*		ł
ROR	*		NZ.C		_	*		ì
RTI		NVØBDIZC	EFHINZVC		+3			İ
RTS SBC	*	NV 70	NZVC		+2	*	*	Ì
SEC			1					Į
SED		1	SET D					
SEI			1					l
STA	*					*	*	
STX	*					*		X
STY	*	NZ.	NT 177			*		Y
TAX TAY			NZ					X Y
TSX			NZ		Ø			X
TXA		NZ.	NZ					x
TXS					X+1			х
TYA		NZ.	NZ					Y

# Reversed Address Bytes

To reverse the order of high and low address bytes on the 6809 from the 6502, several approaches are possible. The most direct method, which still maintains an exact emulation, is to assume that all extended address bytes, except within instructions, are reversed. You must include 6809 code of the following form to actively flip the address before use:

TFR CC,DP	Save CC Register
LDU address	Load Address
EXG U,D	Move Address
EXG A,B	Reverse Bytes
EXG D,U	Put Address in U
	Register
TFR DP,CC	Restore CC Register
	1 -

Executing this code is time-consuming and wasteful if it is not needed. The definition of the 6502 .WORD (or equivalent) assembler

Ta	ible 4: Translation A	nalysis
6502 Opcode	6809 Code	Comments
ADC Operand	ADC Operand	Add with Carry
	TFR CC,DP TFR CC,A	Save CC Register
	ANDA #\$02 STA SEVFLG	Set V Flag Byte
	TST SEDFLG BEQ * + 7	Check D Flag
	TFR DP,CC DAA	Restore CC Register Convert to Decimal
	BRA * + 4 TFR DP,CC	Restore CC Register
AND Operand	AND Operand	AND Accumulator
ASL Operand BCC Operand	BCC Operand	Arithmetic Shift Left Check C Flag
BCS Operand BEQ Operand	BCS Operand BEQ Operand	Check C Flag Check Z Flag
BIT Operand	ANDA Operand  * N and V Flags Not S	Bit Test Set
BMI Operand BNE Operand	BMI Operand BNE Operand	Check N Flag Check Z Flag
BPL Operand BRK	BPL Operand SWI	Check N Flag (Requires Vector)
BVC Operand		lay Convert CC Format Save CC Register
Bve Operand	TST SEVFLG	Check V Flag Byte
	BNE * + 6 TFR DP,CC	Change 6 to 7 for LBRA Restore CC Register
	BRA Operand TFR DP, CC	Branch if V Clear Restore CC Register
BVS Operand	TFR CC,DP TST SEVFLG	Save CC Register Check V Flag Byte
	BEQ * + 6 TFR DP,CC	Change 6 to 7 for LBRA Restore CC Register
	BRA Operand TFR DP,CC	Branch if V Set Restore CC Register
CLC	andcc #\$fe	Clear C Flag
CLD	TFR CC,DP CLR SEDFLG	Save CC Register Clear D Flag Byte
CLI	TFR DP,CC ANDCC #\$EF	Restore CC Register Clear I Flag
CLV	TFR CC,DP CLR SEVFLG	Save CC Register Clear V Flag Byte
CMP Operand	TFR DP,CC CMPB Operand	Restore CC Register Compare Accumulator
CPX Operand	EXG D,X CMPB Operand	Prepare for Compare
CDV On an and	EXG X,D	Compare X Register
CPY Operand	EXG D,Y CMPB Operand	Prepare for Compare Compare Y Register
DEC	EXG Y,D DECB	Bump Accumulator Down
DEX	EXG X,D LDA #\$00	Prepare for DEX Clear MS 8 Bits, Not C Flag
	DECB EXG D,X	Bump X Down Correct D and X
DEY	EXG Y,D LDA #\$00	Prepare for DEY Clear MS 8 Bits, Not C Flag
DECB	Bump Y Down EXG D,Y	Correct D and Y
EOR Operand	EORB Operand	EOR Accumulator
INC INX	INCB EXG X,D	Bump Accumulator Prepare for INX
	LDA #\$00 INCB	Clear MS 8 Bits, Not C Flag Bump X Up
INY	EXG D,X EXG Y,D	Correct D and X Prepare for INY
INCB	LDA #\$00 Bump Y Up	Clear MS 8 Bits, Not C Flag
JMP Operand	EXG <sup>*</sup> D,Y JMP Operand	Correct D and Y Jump
JSR Operand LDA Operand	JSR Operand LDA Operand	Subroutine Call Load Accumulator
LDX Operand	EXG X,D	Prepare for LDX
	LDA #\$00 LDB Operand	Clear MS 8 Bits, Not C Flag Load Value
LDY Operand	EXG D,X EXG Y,D	Correct D and X Prepare for LDY
	LDA #\$00 LDB Operand	Clear MS 8 Bits, Not C Flag Load Value
LSR Operand	EXG D,Y LSR Operand	Correct D and Y Logical Shift Right
NOP	NOP ORB Operand	No Operation Or Accumulator
ORA Operand PHA	PSHS B	Push Accumulator
PHP	PSHS A	Translation from 6809 Push 6502 CC Register
PLA	PULS B TSTB	Pull Accumulator Set CC Register
PLP	PULS A  * Execute Cond Code	Pull 6502 CC Register
ROL Operand ROR Operand	ROL Operand ROR Operand	Roll Left Roll Right
RTI	RTI	Return from Interrupt lay Convert CC Format
RTS	RTS	Exit Subroutine
SBC Operand	SBC Operand TFR CC,DP TFR CC,A ANDA #\$02	Subtract with Borrow Save CC Register

(Continued)

Table 4 (Contin
-----------------

. abio 7 (contin	404)	
6502 Opcode	6809 Code	Comments
	STA SEVFLG	Set V Flag Byte
	* Warning: Decimal I	
	TFR DP,CC	Restore CC Register
SEC	ORCC #\$01	Set C Flag
SED	TFR CC,A	Save CC Register
	STA SEDFLG	Set D Flag Byte
	TFR A,CC	Restore CC Register
SEI	ORCC #\$10	Set I Flag
STA Operand	TFR CC,DP	Save CC Register
	STB Operand	Store Accumulator Restore CC Register
STX Operand	TFR DP,CC EXG X,D	Prepare for Store
SIX Operand	TFR CC,DP	Save CC Register
	STB Operand	Store X Register
	TFR DP,CC	Restore CC Register
	EXG D,X	Restore D and X
STY Operand	EXG Y,D	Prepare for Store
311 Operand	TFR CC,DP	Save CC Register
	STB Operand	Store X Register
	TFR DP,CC	Restore CC Register
	EXG D,Y	Restore D and Y
TAX	LDA #\$00	Clear MS 8 Bits, Not C Flag
	TSTB	Set CC Register
	TFR D,X	Set X to Accumulator
TAY	LDA #\$00	Clear MS 8 Bits, Not C Flag
	TSTB	Set Condition Code
	TFR D, Y	Set Y to Accumulator
TSX	TFR D,U	Save D Register
	TFR S,D	Get S Register
	LDA #\$00	Clear MS 8 Bits, Not C Flag
	DECB	Correct Value
	TFR D,X	Set X Register
	TFR U,D	Restore D Register
TXA	TFR X,D	Move X to Accumulator
	TSTB	Set CC Register
TXS	TFR D,U	Save D Register
	TFR X,D	Get X Register
	TFR CC,DP	Save CC Register
	INCB	Correct Value
	TFR DP,CC	Restore CC Register
	TFR D,S	Set S Register
TVA	TFR U,D	Restore V Register
TYA	TFR Y,D TSTB	Move Y to Accumulator Set CC Register
	1010	oct CC Register

# **COLOR COMPUTER USERS**

## THE POWERFUL FLEX DISK OPERATING SYSTEM WITH **HUNDREDS OF SOFTWARE PACKAGES IS NOW AVAILABLE!**

Now you can run FLEX, OS-9 and Radio you can run it and even change it!! You Shack disk software on your Color Computer. If you have a 32K Color Computer with the Radio Shack disk system, all you need to do is make a trivial modification. to access the hidden 32K, as described in the Feb. issue of COLOR COMPUTER NEWS and the April issue of '68' Micro. You can get FLEX from us right now. OS-9 will be ready by summer. Please note that this will only work with the Radio Shack disk system and 32K/64K memory chips that RS calls 32K. Maybe they put 64K's in yours, too. If you don't have a copy of the article, send a legal size SASE (40¢ stamps) and we'll send it to you.

In case you don't understand how this works, I'll give you a brief explanation.
The Color Computer was designed so that the roms in the system could be turned off under software control. In a normal Color Computer this would only make it go away. However, if you put a program in memory to do something first (like boot in FLEX or OS-9), when you turn off the roms, you will have a full 64K RAM System with which to run your program.

Now, we need the other half of the 64K ram chips to work, and this seems to be the case most of the time, as the article states. Of course, you could also put 64K chips in.

Some neat utilities are included.

MOVEROM moves Color Basic from ROM to RAM. Because it's moved to RAM you can not only access it from FLEX,

can load Color Computer cassette soft-ware and save it to FLEX disk. Single Drive Copy, Format and Setup commands plus an online help system are in-

Installing FLEX is simple. Insert the disk and type:

#### RUN "FLEX"

That's all there is to it! You are now up and running in the most popular disk operating system for the 6809. There are hundreds of software packages now running under the FLEX system. Open your Color Computer to a whole new world of software with FLEX.

#### FLEX \$99.00 INCLUDES OVER 25 UTILITIES!

FLEX Editor \$ 50.00 FLEX Assembler \$ 50 00 FLEX Assembler \$ 50 00 FLEX Extended Business BASIC Street languages available include; FORTH, Pascal, Fortran77, 'C,' A/BASIC Compiler, plus more. Application packages include; A/R, G/L,

A/P, Inventory, Electronic Spreadsheets, Accounting, Database programs and Accounting, Database more. SEND FOR LIST.

TRS-80 COLOR COMPUTER COMPLETE WITH 64K RAM, 24K ROM, SINGLE DISK DRIVE AND FLEX, SET UP AND READY TO RUN FOR ONLY \$1,275. Includes 60 day extended warranty. If you have a Computer, call about RS disk controllers and drives.

# FRANK HOGG LABORATORY, INC. 130 MIDTOWN PLAZA • SYRACUSE NEW YORK 13210 • (315474-7856)

(Continued from page 81)

The 6809 has more instructions that modify the "V" flag than does the 6502, in which only the ADC, BIT, CLV, PLP, RTI, and SBC instructions modify the "V" flag. The 6502 "V" flag is thus easily emulated in the same manner as the "D" flag, with the same potential problems during interrupt processing.

# **Condition Code Register Format**

Since the 6809 condition code register has format "EFHINZVC", and the 6502 condition code register has format "NV0BDIZC", two routines must be defined for the 6502 emulation, one to reformat condition codes in each direction. The routines are very similar; the following reformats the 6809 condition code register into 6502 format:

TFR CC,DP	Save CC Register
TFR D,U	Save D Register
TFR CC,A	
CLRB	Zero 6502 Register
BITA #\$10	I Flag
BEQ * + 4	
ORAB #\$04	
BITA #\$08	N Flag
BEQ * + 4	
ORAB #\$80	
BITA #\$04	Z Flag
BEQ * + 4	
ORAB #\$20	
TST SEVFLG	V Flag
BEQ $* + 4$	
ORAB #\$40	
BITA #\$01	C Flag
BEQ * + 4	
ORAB #\$01	
TST SEDFLG	D Flag
BEQ $* + 4$	
ORAB #\$80	
TFR DP,CC	Restore CC Register
TFR B,DP	
TFR U,D	Restore D Register
TFR DP,A	6502 CC in A Register

Again, since most programs never (or seldom) require the particular format of the 6502 condition code register, a programmer may decide to use the 6809-format condition code register and manually change the translated program, as required.

# Page Zero Wraparound

Page zero wraparound is another attribute of the 6502 which is not present on the 6809 and must be handled by the

translator through additional code if exact emulation is required. This problem occurs in the 6502 zero-page-indexed and indexed-indirect address modes. In the zero-page-indexed mode, the 8-bit offset in the 6502 instruction is added to the 8-bit value in the X or Y register to provide an 8-bit value, which is prefixed with 8-bit 00 to provide a 16-bit effective address. The 6809 code inserted by the translator would be in the following form:

TFR CC,DP Save CC Register

LEAU ((address) AND

\$FF),X Compute Address

EXG U,D

CLRA Truncate to 8 Bits

EXG D,U Address in U Register

TFR DP,CC Restore CC Register

OPC ,U Perform Original

Operation

The alternative to emulation would be to treat zero-page-indexed address mode as if it were absolute-indexed address mode. In this case the programmer would be responsible for ensuring that the correct effective address is calculated in each case. In the indexedindirect mode, the 8-bit offset in the instruction is added to the 8-bit value in the X or Y register to form an 8-bit result, which is prefixed by an 8-bit 00 to form a 16-bit effective address. The contents of the locations at that address and at the next address are used to provide a 16-bit effective address. The 6809 code inserted by the translator would be similar to that provided earlier, with the exception of the last line, which would use indirect addressing and would be in the following form:

OPC [,U] Perform Original Operation

assuming that no indirect addresses are placed at \$00FF and \$0000. An alternative to emulation would be to directly use the 6809 indirect address facility, manually correcting any cases in which the contents of the X or Y register plus the offset exceeds \$00FE.

# The 8-Bit Limitation of X and Y

The 6502 8-bit X and Y register limitations affect the following 6502 instructions: DEX, DEY, INX, INY, LDX, LDY, STX, STY, TAX, TAY, TSX, TXA, TXS, TYA. In virtually

every case, the 8-bit value being processed must be moved through the D register in order to properly extend or truncate the value. For instance, the translator-generated 6809 code for INX would be:

EXG X,D	Move X Register for
·	Truncation
LDA #\$00	Clear MS 8 Bits, Not C
	Flag
INCB	Bump Last 8 Bits of X
EXG D,X	Restore New X Register

The magnitude of the problems associated with the conversion of the translated program to fully use the 16-bit X and Y registers of the 6809 would depend on the program being translated. However, they may be severe, and the emulation overhead will usually be small.

# **Translation Analysis**


Table 4 presents a simplified representation of the required translator actions in the conversion of each 6502 instruction to 6809 instructions. The following assumptions are made implicitly in this table:

- address mode processing is handled separately but always presents a 16-bit effective address
- absolute addresses are stored in 6809 format (high, then low bytes)
- stack register is handled using 6809 16-bit format and is not restricted to \$01XX range
- format conversion of the condition code register is not handled:
  - no "B" flag handling is required "D" and "V" flags are handled as separate flag bytes
- X and Y registers are restricted to 8 bits
- situations such as "too-long" branches must be handled by the programmer after translation

## **Conversion Analysis**

Most computer programs, even on microcomputers, do not run standalone but run under control of an operating system or use external I/O, math, or service subroutines. Thus, even if the translation from 6502 to 6809 is exactly correct on an instruction-by-instruction basis, many 6502 programs would not run after translation without modification. The

# VOLUME 3 JUST RELEASED!



More than 40 new programs on diskette to help you get more from your Apple:

- Machine-Language Aids
- I/O Enhancements
- Applesoft Aids
- · Graphics and Games
- Reference Information

19 choice articles
43 tested programs on diskette
(16 sector DOS 3.3 format)

Volumes 1 & 2 also available at \$24.95\*

Together MICRO on the Apple 1, 2, & 3 provide more than 110 programs on diskette for less than \$1.00 each. No need to type in hundreds of lines of code.

MICRO makes it easy to order: Send check (payable to MICRO) to:

> MICRO INK Dept. MA3 P.O. Box 6502 Chelmsford, MA 01824

Call our toll-free number:

**1-800-345-8112** (In PA, 1-800-662-2444)

VISA and MasterCard accepted

Also available at your local computer store.

\*Add \$2.00 shipping per book. MA residents add 5%.

portions of programs requiring change in a practical environment will generally be in the following areas:

- monitor, operating system, and subroutine library entry points
- I/O addresses and hardware
- memory-mapped video facilities
- miscellaneous tradeoffs made in translation.

Entry points may cause difficulties in terms of addresses, parameters, and functions. The address problems are usually the simplest to solve, since these generally involve merely changing addresses in EQU statements. The parameter-passing problem encompasses addresses and values passed to and from subroutines, monitor entry points, and operating system routines, and may be far more complex. The number of variations in table and control block format and usage, control value interpretation, data structure representation, method of returning results, etc., is astronomical.

The best plan of attack on these problems varies with the nature of the effort. In the case of a well-defined subroutine library or set of operating system routines being referenced, it may be possible and advantageous to code a set of 6809 routines to interface to a similar functional library or routines. Then this interface may be used in any program with few other changes in logic required.

I/O address and hardware differences may cause problems in conversion. Simply changing the EQU statements will probably not affect the complete conversion because of the differences in handling of the various I/O devices, such as VIO's, VIA's, PIA's, ACIA's, etc. These differences may be handled by coding interface subroutines, by modifing the code to handle the new I/O device in native mode, by using similar functional routines already available in the 6809 operating system, etc. In the worst case, the 6502 hardware facility may not even be available on the 6809, requiring extensive modifications.

Memory-mapped video facilities are available on many of the appliance computers as standard features but are not generally directly available on 6809 systems, with the notable exception of the Radio Shack Color Computer. If a 6502 program makes extensive use of memory-mapped video hardware, but the facility is not available on the 6809 or is available but is handled differently,

several methods of translating the running 6502 program to become a running 6809 program are possible. The obvious means of performing the conversion, though sometimes the most difficult, would be to rewrite the 6502 code after translation to drive the video board or terminal used on the 6809 directly. Another method would be to write a terminal emulation routine which would make the same output appear on an output device on a 6809 as on a video monitor on a 6502. The method used in a given case will depend upon the situation.

The other primary reason for manual intervention in the conversion process involves the tradeoffs made in the translation. The changes required by this may benefit from some of the same organized attacks as suggested for the I/O and hardware problems. Other changes may be desirable to take advantage of the additional instructions and addressing modes of the 6809 *versus* the 6502.

# Summary

The preceding discussion has presented a method to convert 6502 source programs to 6809 source programs. This conversion is performed in two phases.

The first phase is a low-level (instruction-by-instruction) translation process which could be performed manually or by using a computer program. The instruction emulation level may be varied to cause the translated program to have certain attributes closer to the 6502 or to the 6809 architectures, as desired.

The second phase is higher-level, and must generally be performed manually (although possibly with the assistance of an editing or special-purpose computer program) since it usually involves creativity and cleverness on a level not yet found in the most advanced computer programs. This process involves the resolution of the remaining differences between the translated 6502 program and the 6809 environment in which the 6809 program will run, and the final debugging and checkout.

Tables summarizing the instruction sets of the 6502, 6800, and 6809 processors follow.

Edgar Pass may be contacted at Computer Systems Consultants, Inc., 1454 Latta Lane, Conyers, GA 30207.

Table A-1: 6800,01,02,03,08 Op-Codes and Mnemonics

Operation	Mnemonic	Immediate	Direct	Indexed	Extended	Inherent
Add  Add Double Acc Add Accum.  Add With Carry	ABA	8B   CB   C3   89	9B DB D3	AB EB E3   A9	BB FB F3 B9	18
	ADCB	C9	D9	E9	F9	
And	ANDA ANDB	84   C4	94 D4	A4   E4	B4 F4	
Bit Test	BITA BITB	85   C5	95 D5	A5 E5	B5 F5	
Clear	CLR   CLRA   CLRB			6F	7F	4F 5F
Compare Compare Accum.	CMPA CMPB CBA	81 C1	91 D1	Al El	Bl Fl	11
Complement, 1's	COM COMA COMB			63	73	43 53
Complement,2's	NEG NEGA NEGB			60	7Ø	4Ø 5Ø
Dec Adj Acc.	DAA			 		19
Decrement	DEC DECA DECB	 		6A	7A	4A 5A
Exclusive OR	EORA EORB	C8	98 D8	A8 E8	B8 F8	
Increment	INC INCA INCB			6C	7C	4C 5C
Load Accum.	LDAA LDAB LDAD*	86 C6 CC	96 D6 DC	A6   E6   EC	B6 F6 FC	
Multiply	MOF.	!		,		3D
Inclusive OR	ORAA	BA CA	9A DA	AA EA	BA   FA	
Push Data	PSHA PSHB					36 37
Pull Data	PULA PULB					3 <b>2</b> 33
Rotate Left	ROL ROLA ROLB			69	79   	49 59

\* Not available in 6800,6802,or 6808

Table A-1 (continued)

Operation	Mnemonic	Immediate	Direct	Indexed	Extended	Inherent
Shift Left Arithmetic Double	ASL   ASLA   ASLB   ASLD*			68     	78	48 58 Ø5
Shift Right Arithmetic	ASR   ASRA   ASRB			67 i	77	47 57
Shift Right Logical Double	LSR LSRA LSRB LSRD*		1	64	74	44 54 Ø4
Store Accum Doub. Accum.	STAA   STAB   STAD*		97   D7   DD	A7 E7 ED	B7   F7   FD	
Subtract Double	SUBA   SUBB   SUBD*	8Ø   CØ   83	9Ø   DØ   93	AØ EØ A3	BØ   FØ   B3	
Subtract Acc.	SBA					10
Subtract With Carry	SBCA   SBCB	82 C2	92   D2	A2 E2	B2   F2	
Transfer Accumulators	TAB TBA					16 17
Test Zero or Minus	TST TSTA TSTB			6D	7D [	4D 5D

<sup>\*</sup> Not available in 6800,6802,or 6808

Table A-2: Index Register and Stack Manipulation Instructions

Operation	Mnemonic	Immediate	Direct	Indexed	Extended	Implied
Compare IXR	CPX	1 8c	9C	AC	BC	
Decrement IXR	DEX	ĺĺĺ	ĺ	1	į	ø9
Decrment SP	DES	i i	Ì	i	İ	34
Increment IXR	INX	i i	İ	İ	į	ø8
Increment SP	INS	į į	į	i	ĺ	31
Load IXR	LDX	CE	DE (	EE	FE 1	
Load SP	LDS	8E	9E	AE	BE	
Store IXR	STX	1	DF	EF	FF	
Store SP	STS	i i	9F	AF	BF	
IXR>SP	TXS	Ì	Ì	İ	İ	35
SP>IXR	TSX		Ì	ĺ	ĺ	3Ø
Add B to X	ABX*	i i	İ	į	İ	ЗА
Push IXR	PSHX*	1	- 1		i	3C
Pull IXR	PULX*		ļ			38
Rotate Right	ROR			66	76	
3	RORA	i i	i	1	1	46
	RORB	1	i			56

<sup>\*</sup> Not available in 6800,6802, or 6808

Table A-3: 6800,01,02,03,08 Op-Codes and Mnemonics

CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

Operation	Mnemonic	Implied
Clear Carry Clear Int Msk	CLC	ØC ØE
Clr Overflow Set Carry	CLV SEC	ØA ØD
Set Int Msk Set Overflow	SEI	ØF ØB
Acc A>CCR CCR>Acc A	TAP TPA	Ø6 Ø7
	-+	·

Table A-4: Jump and Branch Instructions

Operation	Mnemonic	Relative	Indexed	Extended	Implied
Branch Always	BRA	2Ø			
Branch if Carry Clear	BCC	24	ľ	l	
Branch if Carry Sét	BCS	25	1	1	
Branch if = Zero	BEQ	27	1	- 1	
Branch if >= Zero	BGE	2C	1	1	
Branch if > Zero	BGT	2E	- 1	1	
Branch if Higher	BHI	22	İ	Ì	
Branch if <= Zero	BLE	2F	I		
Branch if Lower/Same	BLS	23	į	1	
Branch if < Zero	BLT	2D ]	1	1	
Branch if Minus	BMI	2B	l		
Branch if Not = Zero	BNE	26	Į	1	
Branch if V Clear	BVC	28	1	1	
Branch if V Set	l BVS I	29	ĺ	l	
Branch if Plus	BPL	2A	1		
Branch to Subroutine	BSR	8D	i	i	
Jump	JMP	1	6E	7E	
Jump to Subroutine	JSR	1	AD	BD	
No Operation	NOP		l	l	Øl
Return from Interrupt	RTI		ĺ	ĺ	3B
Return from Subroutine	RTS	1	ĺ	1	39
Software Interrupt	SWI	1	į	ĺ	3 <b>F</b>
Wait for Interrupt	l wai i	İ	İ	i i	3E

Table B-1: 6809 Op-Codes and Mnemonics

Operation	Mnemonic	Immediate	Direct	Indexed	Extended	Inherent
Add B to X	ABX					3A
Add w/ carry	ADCA   ADCB	89     C9	99   D9	A9* E9*	B9 F9	
Add	ADDA ADDB ADDD	8B   CB   C3	9B DB D3	AB* EB* E3*	BB FB F3	
And	ANDA   ANDB   ANDCC	84     C4     1C	94   D4	A4* E4*	B4   F4	

Table B-1 (continued)

Operation N	Inemonic	Immediate	Direct	Indexed	Extended	Inherent
Arithmetic Shift Left	ASLA ASLB ASL		Ø8	68*	78	48 58
Arithmetic Shift Right	ASRA ASRB ASR	<b>+</b>     	Ø7	67*	77	47 57
Bit Test	BITA BITB	85 C5	95 D5	A5* E5*	B5 F5	
Clear	CLRA CLRB CLR		ØF	6F*	7F	4F 5F
Compare	CMPA CMPB CMPD CMPS CMPU CMPX CMPY	81 C1 1083 118C 1183 8C 108C	91 D1 1093 119C 1193 9C 109C	A1* E1* 10A3* 11AC* 11A3* AC* 10AC*	B1 F1 1ØB3 11BC 11B3 BC 1ØBC	
Complement, l's	COMA COMB COM		ø3	63*	73	43 53
Wait for int.	CWAI					3C
Dec. adj Acc.	DAA	[				19
Decrement	DECA DECB DEC	 	ØA	6A*	7A	4A 5A
Exclusive OR	EORA EORB	88     C8	98 D8	A8* E8*	B8 F8	
Exchange Reg's	EXG**					1E
Increment	INCA INCB INC		ØC	6C*	7C	4C 5C
Load	LDA LDB LDD LDS LDU LDX LDY	86   C6   CC   1ØCE   CE   8E   108E	96 D6 DC 1ØDE DE 9E 1Ø9E	A6* E6* EC* 1ØEE* EE* AE*	B6 F6 FC 1ØFE FE BE 1ØBE	
Load Effective Address	LEAS LEAU LEAX LEAY	       		32* 33* 3Ø* 31*		

<sup>\*</sup> Post byte required (see indexed addressing chart)
\*\* Post byte specifying registers to be used is required.